VME Slave IP Core (VME to AXI Bridge)

VME Slave IP Core (VME to AXI Bridge)

The ANSI/VITA 1.0-1994 or VME64 specification establishes a framework for 8-, 16-, and 32-bit parallel bus computer architectures that can implement single and multiprocessor systems. The VMEbus specification defines an interfacing system used to interconnect microprocessors, data storage, and peripheral control devices in a closely coupled hardware configuration.

iWave’s IP is compliant to ANSI/VITA1.0-1994 and implements the slave configuration of VMEbus data transfer layer consisting of the Data Transfer Bus and the Priority Interrupt Bus modules. This IP can be considered as a VME to AXI bus bridge and can be implemented in any FPGA having interface to a VME Bus Interface.

Downloads

Evaluation Kit

Demo Link

Specification

    • Compliant with ANSI/VITA 1.0-1994 VME64 Bus Standard
    • VME to AXI Bus Bridge
    • VME bus Module Type
      • Slave with Priority Based Interrupts
    • Board Address: Hardware Configurable up to 8 bits
    • Data Format Supported
      • 16 bits
      • 8 bits
    • Transfer Modes
      • Write
      • Read
      • Block Write
      • Block Read
    • Address Modes
      • A32 Slave: 09, 0B, 0D and 0F (Data and Block Transfer)
      • A24 Slave: 39, 3B, 3D and 3F (Data and Block Transfer)
      • A16 Slave: 29 and 2D (Data Access, No Block Transfers)
    • Block Transfer
      • Maximum 256 bytes
    • User Interface
      • AXI-4 Lite

HIGHLIGHTS

  • Core is compliant to ANSI/VITA 1.0-1994
  • VME Slave IP provides a bus bridge between VME and AXI interfaces
  • Supports A32, A16 and A8 addressing modes with D16 data

Copyright © 2020 iWave Systems Technologies Pvt. Ltd.