

Zynq Ultrascale+ Based SATA 3.0 Host Controller User Manual



Table of Content

| | | |
|----------|---|-----------|
| 1 | INTRODUCTION | 5 |
| 1.1 | PURPOSE..... | 5 |
| 1.2 | OVERVIEW | 5 |
| 2 | TEST SETUP AND TESTING PROCEDURE | 6 |
| 2.1 | SATA FMC DAUGHTER CARD | 6 |
| 2.2 | HARDWARE SETUP REQUIREMENTS | 7 |
| 2.3 | SOFTWARE REQUIREMENTS | 7 |
| 2.4 | PROGRAMMING THE BOARD AND TESTING THE BINARIES ZYNQ ULTRASCALE+ ... | 7 |
| 3 | RESOURCE UTILIZATION..... | 17 |

List Of Figures

| | |
|--|----|
| Figure 1: Test setup for SATA 3.0 Host Controller..... | 6 |
| Figure 2: SATA FMC Daughter Card. | 7 |
| Figure 3: Baud Rate setup step 1 | 7 |
| Figure 4: Baud Rate setup step 2 | 8 |
| Figure 5: Baud Rate setup step 3 | 8 |
| Figure 6: Baud Rate setup step 4 | 9 |
| Figure 7: Programming step 1..... | 10 |
| Figure 8: Programming step 2..... | 10 |
| Figure 9: Programming step 3..... | 11 |
| Figure 10: Programming step 4..... | 11 |
| Figure 11: Programming step 5..... | 12 |
| Figure 12: Test step 1..... | 12 |
| Figure 13: Test step 2..... | 13 |
| Figure 14: Test step 3..... | 13 |
| Figure 15: Test step 4..... | 14 |
| Figure 16: Test step 5..... | 15 |
| Figure 17: Test step 6..... | 16 |
| Figure 18: Test step 7..... | 16 |
| Figure 19: Test step 8..... | 16 |

List Of Tables

Table 1 :Resource Utilization for Zynq Ultrascale+ MPSoC development Kit device..... 17

1 Introduction

1.1 Purpose

The purpose of this document is to help the user understanding the testing of SATA 3.0 Host controller by using Zynq Ultrascale+ processor. It describes procedure to program and test the SATA 3.0 Host controller.

1.2 Overview

The document describes the Zynq Ultrascale+ environment and testing procedures on the Zynq Ultrascale+ Development Board. Zynq Ultrascale+ is used to accept user test cases to perform required operation and thereby provide required status.

2 Test setup and Testing Procedure

The below figure represents the test setup for the Zynq Ultrascale+ MPSoC Development Board with SATA FMC Daughter card and Intel SSD Device.



Figure 1: Test setup for SATA 3.0 Host Controller

2.1 SATA FMC Daught



Figure 2: SATA FMC Daughter Card.

2.2 Hardware Setup Requirements

- Zynq Ultrascale+ Development Kit
- JTAG Cable for Programming
- UART Cable for user console
- SATA HDD/SSD device
- SATA FMC Daughter Card

2.3 Software Requirements

- Vivado Design tool
- Tera Term

2.4 Programming the Board and Testing the Binaries Zynq Ultrascale+

- Make all the necessary connection as shown in Setup diagram
 - Connect the JTAG Cable to the slot for programming the bit stream.
 - Connect a SATA HDD/SDD Device to the slot.
 - Connect the UART Cable to the slot for user console.
 - When the connections are completed turn on the board.
- Open the Tera term tool for UART print to be displayed on console




Figure 3: Baud Rate setup step 1

- Select the port **COM7- Silicon Labs Quad CP2108 USB to UART Bridge: Interface 0 (COM7)** then click ok,




Figure 4: Baud Rate setup step 2

- After that set the Baud rate, In the Tera Term window click the **Setup** and open the **Serial port**




Figure 5: Baud Rate setup step 3

- And set the Baud rate value at **115200**.




Figure 6: Baud Rate setup step 4

- Once the Baud rate was set then, Open the Vivado tool and then click **Open Hardware Manager** in the task GUI




Figure 7: Programming step 1

- There will be a Green Bar on the tool as seen in Figure 26 then click **Open Target** then select the **Auto Connect**.




Figure 8: Programming step 2

- Then wait for the device to detect and then user can see on the Green bar there is 2 options now '**Program device**' and '**Refresh Device**'. User can click on the "Program device" on the Green Bar. Then the detected device will be shown in the figure 27. Right click on the detected device after click on Program device and wait for Program device tab to open.




Figure 9: Programming step 3

- Once user gets the program device tab as shown in the Figure 28. User can see a “Bitstream file” required, So the binaries what have been downloaded or already have by the user sent from the iWave that particular path need to be given and browsed in order to get “sata_top.bit” file. After that click on Program.




Figure 10: Programming step 4

- It will program the detected device and user can observe in Hardware tab the status of the device is programmed/not



Figure 11: Programming step 5

- After programming, check the Tera Term as shown in Figure 30.




Figure 12: Test step 1

- Then choose which Device used in the test setup, For HDD press ‘1’ and SDD press ‘2’.Then press ‘1’ for Identify the device.




Figure 13: Test step 2

- Then the link speed and device information were displayed.





Figure 14: Test step 3

- For write performance, click **1** and press **Enter**. Then give it to the sector count and click “Enter”, afterwards given to the address and size of the data then the operation will be started. And the data will be shown in Figure 33.



```
COM7:115200baud - Tera Term VT
File Edit Setup Control Window Help
#####
Model Number : WDC WD20EZAZ-00GGJB0
Serial Number : WD-WXK1A99823XY~
No of user addressable sectors : 0x0E8E088B0~
Size of device : 2000GB~
#####
finished dev_id
#####
1: Write Performance Check
2: Read performance Check
3: Write & Read Check
0: EXIT
#####

Enter Sector Count
1: 100 Sectors
2: 200 Sectors
3: 400 Sectors
4: 800 Sectors
5: Max Sectors

2

Enter Start Address(decimal):

Enter Size Of Data
1: 1 Gbyte
2: 2 Gbyte
3: 3 Gbyte
4: 4 Gbyte
5: 5 Gbyte
6: 6 Gbyte
7: 7 Gbyte

1

Write operation started.....
Data_rate = 12.819657~MB/s
```

Figure 15: Test step 4

- For Read Performance, use **2** and press **Enter**. Procedure to check the Read performance as same as previous method.

```
COM7:115200baud - Tera Term VT
File Edit Setup Control Window Help
#####
Model Number : WDC WD20EZAZ-00GGJB0
Serial Number : WD-WXK1A99823XY~
No of user addressable sectors : 0x0E8E088B0~
Size of device : 2000GB~
#####
finished dev_id
#####
1: Write Performance Check
2: Read performance Check
3: Write & Read Check
0: EXIT
#####
Enter Sector Count
1: 100 Sectors
2: 200 Sectors
3: 400 Sectors
4: 800 Sectors
5: Max Sectors
1
Enter Start Address(decimal):
Enter Size Of Data
1: 1 Gbyte
2: 2 Gbyte
3: 3 Gbyte
4: 4 Gbyte
5: 5 Gbyte
6: 6 Gbyte
7: 7 Gbyte
2
Read operation started.....
Data_rate = 317.996521~MB/s
#####
1: Write Performance Check
2: Read performance Check
3: Write & Read Check
0: EXIT
#####
```

Figure 16: Test step 5

- For Read/Write Performance check, use **3**.

```
COM7:115200baud - Tera Term VT
File Edit Setup Control Window Help
#####
1: Write Performance Check
2: Read performance Check
3: Write & Read Check
0: EXIT
#####
Enter Sector Count
1: 100 Sectors
2: 200 Sectors
3: 400 Sectors
4: 800 Sectors
5: Max Sectors
1
Enter Start Address(decimal):
Enter Size Of Data To Write & Read
1: 1 Gbyte
2: 2 Gbyte
3: 3 Gbyte
4: 4 Gbyte
5: 5 Gbyte
6: 6 Gbyte
7: 7 Gbyte
1
Enter Data Pattern To Write Read
1: Incremental
2: Toggling
1
Writing to device.....
Write completed!
Reading from device.....
Read Completed
Test Successful
#####
```

Figure 17: Test step 6

- In case the user gives the invalid input, it shows that as **Not a valid input**.




Figure 18: Test step 7

- For Exiting the test, use **0**.




Figure 19: Test step 8

3 Resource Utilization

The table below shows the resource utilization summary for Zynq Ultrascale+ MPSoC development kit for SATA 3.0 Host Controller IP.

Table 1 :Resource Utilization for Zynq Ultrascale+ MPSoC development Kit device.

| Resource | Utilization | Available |
|-----------------|--------------------|------------------|
| LUT | 11592 | 274080 |
| LUTRAM | 1024 | 144000 |
| FF | 14222 | 548160 |
| BRAM | 26.50 | 912 |

