

Zynq Ultrascale+ Based SATA 3.0 Host Controller IP Integration Manual





Table of Content

1	IN	TRODUCTION	5
	1.1 1.2 1.3	Purpose Overview Acronyms & Abbreviations	5 5 5
2	SA	TA 3.0 HOST CONTROLLER	6
	2.1	SATA FMC DAUGHTER CARD	7
3	IP	CONFIGURATION AND INSTANTIATION	7
	3.1 3.2 3.3 3.4 3.5	Example Design SATA 3.0 Host Controller IP Instantiation Steps to Configuring the SATA 3.0 Host Controller GTH transceiver IP Instantiation Steps to Configure the GTH Transceiver IP	7
4	IM	IPLEMENTATION DETAILS	18
	4.1 4.2	CLOCK DOMAIN Constraints	
5	Dł	ESIGN MODIFICATION TO BE DONE FOR CUSTOM BOARD	20
6	RI	ESOURCE UTILIZATION	21



List Of Figures

Figure 1: SATA 3.0 Host Controller setup	6
Figure 2: SATA FMC Daughter Card	7
Figure 3: Instantiation Module of SATA 3.0 Host Controller IP	8
Figure 4: SATA 3.0 Host Controller IP Configuration step 1	9
Figure 5: SATA 3.0 Host Controller IP Configuration step 2	9
Figure 6: SATA 3.0 Host Controller IP Configuration step 310	0
Figure 7: SATA 3.0 Host Controller IP Configuration step 410	0
Figure 8: SATA 3.0 Host Controller IP Configuration step 51	1
Figure 9: Instantiation of SATA 3.0 Host Controller IP1	1
Figure 10: Instantiation Module of GTH Transceiver wizard12	2
Figure 11: GTH Transceiver Configuration step 11	3
Figure 12: GTH Transceiver Configuration step 214	4
Figure 13: GTH Transceiver Configuration step 314	4
Figure 14: GTH Transceiver Configuration step 41	5
Figure 15: GTH Transceiver Configuration step 510	6
Figure 16: GTH Transceiver Configuration step 610	6
Figure 17: Instantiation of GTH transceiver wizard (i)1	7
Figure 18: Instantiation of GTH transceiver wizard (ii)1	7
Figure 19: Constraints of SATA 3.0 Host Controller19	9



List Of Tables

Table 1: Acronyms & Abbreviations	5
Table 2 :Resource Utilization for Zynq Ultrascale+ MPSoC development Kit device	21



1 Introduction

1.1 Purpose

The purpose of this document is to describe the details of SATA 3.0 Host Controller Integration with Zynq Ultrascale+ MPSoC Development kit.

1.2 Overview

SATA 3.0 Host Controller interfaces the Zynq Ultrascale+ Processor through AXI4-Bus enabling the data transfers between each other. The Zynq Ultrascale+ MPSoC Processor will send the response to the GPIO's depending on the command issued.

1.3 Acronyms & Abbreviations

Term	Meaning
FPGA	Field Programmable Gate Array
GPIO	General purpose input output
FMC	FPGA Mezzanine Card
LUT	Look Up Table
ΙΟ	Input and Output
FF	Flip Flop

 Table 1: Acronyms & Abbreviations



2 SATA 3.0 Host Controller

The below figure represents the test setup for the Zynq Ultrascle+ MPSoC Development Board with SATA FMC Daughter card and Intel SSD Device.



Figure 1: SATA 3.0 Host Controller setup



2.1 SATA FMC Daughter Card



Figure 2: SATA FMC Daughter Card

3 IP Configuration and Instantiation

3.1 Example Design

The SATA 3.0 Host Controller example design mainly consists of

- 1. **Test Driver:** Test Driver responsible for issuing commands for read and write operations towards through the transport layer. And its responsible for overall command execution, including control of Register accesses.
- 2. **Zynq Ultrascale+ MPSoC processor:** Zynq Ultrascale+ MPSoC Processor is used to configure GPIO through the AXI-4 Interconnect mainly access to read and write operation to the device.
- 3. **Transport Layer:** The Transport layer is responsible for placing control information and data to be transferred between the host and device in a packet/frame, known as a Frame Information Structure (FIS).
- 4. **Link Layer:** The Link layer is responsible for taking data from the constructed frames, scramble or de-scramble and perform CRC check.
- 5. **Physical Layer:** The Physical layer is responsible for transmitting and receiving the (8B/10B) encoded information as a serial data stream on the line. This layer consists of 3 blocks. That was Speed negotiation, Transceiver wizard, OOB signaling and control.
 - a. **GTH Transceiver wizard:** responsible for highspeed serial communication in the physical layer.
 - b. **Speed negotiation:** responsible for changing the line rate (Ex: 6GB/s to 3GB/s).
 - c. **OOB signaling:** responsible for OOB signal generation and detection, provide status to link layer.



3.2 SATA 3.0 Host Controller IP Instantiation

The SATA 3.0 Host Controller block design (zynq_ps.v) is instantiated in the design as shown in the below Figure 3.



Figure 3: Instantiation Module of SATA 3.0 Host Controller IP

Module sata_top was the top module of the project which integrates with physical layer, link layer, transport layer, test driver along with SATA 3.0 Host Controller module.

3.3 Steps to Configuring the SATA 3.0 Host Controller

- Install the required Vivado Design Suite for the host PC adding the license path. <u>Downloads (xilinx.com)</u>
- Open the SATA 3.0 Host Controller project. Go to the Flow navigator → Project Manager
 → IP Integrator → open "Create Block design".



• Then give block design name (zynq_ps) and directory as E:/ASCDO/Projects/sata_host_zcu102_06/gtwizard_0_example.srcs/sources_1/bd/zynq_ ps_des.bd in the below Figure 4.

🝌 Create Block Design		×
Please specify name	of block design.	4
<u>D</u> esign name:	zynq_ps	\otimes
D <u>i</u> rectory:	E:/ASCDO/Projects/sata_host_zcu102_06/gtwizard_0_example.srcs/sources_1/bd	~
Specify source set:	Design Sources	~
?	ОК Сал	cel

Figure 4: SATA 3.0 Host Controller IP Configuration step 1

• Diagram and Address Editor windows will be opened. In Diagram window, click '+' to add the IP into the block deign. What is the required IP need for the design that should be added.

Diagram × Address Editor ×	? 🗆 🖸
$\textcircled{Q} \mid \textcircled{Q} \mid \fbox{Z} \mid \fbox{Q} \mid \textcircled{Q} \mid \underbar{X} \mid \clubsuit \mid \clubsuit \mid \clubsuit \mid \swarrow \mid \bigstar \mid \textcircled{C} \mid \textcircled{G} \mid \blacksquare Default View$	~ 🌣
* Designer Assistance available. Run Block Au Add IP (Ctrl+I)	
	^
Search: Q- Zynq Ultrascale+ (5 matches)	
👎 Zynq UltraScale+ MPSoC	
雫 Zynq Ultrascale+ RF Data Converter	
III ZYNQ UltraScale+ SYNC IP V1_0	
III ZYNQ UltraScale+ VCU	
₽ ZYNQ UltraScale+ VCU DDR4 Controller	
ENTER to select, ESC to cancel, Ctrl+Q for IP details	0
	> 5

Figure 5: SATA 3.0 Host Controller IP Configuration step 2

• After adding IP like Zynq Ultrascale+, processor system reset, AXI4-interconnect and GPIO, the required GPIO's are connected to the Zynq Ultrascale+ by using AXI4-stream interconnect to the block design as per shown in below Figure 6. Zynq Ultrascale+ was configured by as per the SATA design requirements.





Figure 6: SATA 3.0 Host Controller IP Configuration step 3

• Once the block design was created, then go to Address Editor window to assign the address to all the GPIO's as shown in Figure 7.

Diagram × Address Editor ×						? 🗆
Q ≚ ♦ 7 1 MAssigned (0)		Unassigned (45)	Excluded (0)	Show All		
Name		^1 Interface	Slave Segment	Master Base Address	Range	Master High Address
∀ ≥ Network 0						
# /zynq_ultra_ps_e_0						
Izynq_ultra_ps_e_0/Data (39 address bits)	: 0x00	A0000000 [256M] .0	x0400000000[4G]	0x1000000000 [224G]	0x00B0000	000 [256M] .0x050000000
🗸 🧮 Unassigned (45)	-					
1. /ADDRESS_0		Properties	Ctrl+E			
1. /ADDRESS_1		Copy to Other Maste	ers			
1. /ADDRESS_2	J	Assign All				
1. /ADDRESS_3	1	Unassign All				
T+ /axi_gpio_0		Export to file				
↓ /axi_uartiite_0		Import from file				
L /DATA_0		-				
L /DATA_1		Export to Spreadshi	eet			
"→ /DATA_2		S_AXI	Reg			
L /DATA_3		S_AXI	Reg			
↓ /data_count		S_AXI	Reg			
↓ /data_loop_count		S_AXI	Reg			
"		S_AXI	Reg			
l₊ /end_tx		S_AXI	Reg			
↓ /end_tx		S_AXI	Reg			
1. /gen_value		S_AXI	Reg			
lincr_bar_toggle		S_AXI	Reg			
l₊ /LBA		S_AXI	Reg			
T₊ /LBA		S_AXI	Reg			
l₊ /link_err		S_AXI	Reg			
↓ /link_status		S_AXI	Reg			
L→ /nios_reset		S_AXI	Reg			
I→ /nios_reset		S_AXI	Reg			
↓ /pass_fail		S_AXI	Reg			
↓ /pass_fail		S_AXI	Reg			
"+ /READ_0		S_AXI	Reg			
↓ /READ_0		S_AXI	Reg			
↓ /READ_1		S_AXI	Reg			
"+ /READ_1		S_AXI	Reg			
1. /READ_2		S_AXI	Reg			

Figure 7: SATA 3.0 Host Controller IP Configuration step 4



),),),

• Synthesize the block design first by validating the design (press key 'F6') and generate the outputs. Once the design validation was completed then generate wrapper module of the block design by right click the .bd file and click Create HDL wrapper as shown in Figure 8. After the wrapper file creation then Instantiate inside the top module of design as shown in Figure 3.



Figure 8: SATA 3.0 Host Controller IP Configuration step 5

• And the zynq_ps file instantiation inside the sata_top module as shown in Figure 9.

zynq_ps zynq_ps_inst(
.address_0_export	<pre>(address_0_export</pre>
.address_1_export	<pre>(address_1_export</pre>
.address_2_export	(address_2_export
.address_3_export	<pre>(address_3_export</pre>
.data_0_export	(data_0_export
.data_1_export	(data_1_export
.data_2_export	(data_2_export
.data_3_export	(data_3_export
.end_tx_export	(end_tx
.incr_bar_toggle_export	(incr_bar_toggle
.lba_export	(lba
.pass_fail_export	(pass_fail
.rden_0_export	(rden_0_export
.rden_1_export	(rden_1_export
.rden_2_export	(rden_2_export
.rden_3_export	(rden_3_export
.reset_reset_n	(sys_reset_in
.sata_oper_export	(sata_oper
.sata_start_export	(sata_start
.start_tx_export	(start_tx
.uart_rxd	(uart_rxd
.uart_txd	(uart_txd
.nios_reset_export	(nios_reset
.link_status_export	<pre>(link_initialized</pre>
.gen_value_export	(gen_value
.start_init_export	(start_init
.data_count_export	(data_count
.data_loop_count_export	(data_loop_count
.sector_count_export	(sector_count
.write_compl_export	(write_compl
.link_err_export	(link_err_d
.micro_clk	(micro_clk
.time_ms_in	(time_ms
);	

Figure 9: Instantiation of SATA 3.0 Host Controller IP



3.4 GTH transceiver IP Instantiation

Create one example design of GTH Transceiver wizard as per SATA the protocol in the Vivado. And configure GTH Transceiver wizard settings as per design. Then instantiate the example design of GTH Transceiver wizard to the physical layer module as shown in below Figure 10.



Figure 10: Instantiation Module of GTH Transceiver wizard

The Figure 10 represents the wrapper module of GTH Transceiver wizard instantiated inside the physical layer module (phy_top).



3.5 Steps to Configure the GTH Transceiver IP

• Go to the Flow navigator \rightarrow Project Manager \rightarrow IP Catalog. In IP catalog, add the required Ultrascale FPGA Transceiver wizard as shown in below Figure 11.

Project Summary × IP Catalog × ?											
Cores Interfaces											
Search: Q- UltraScale FPGA Transceivers 🛞 (3 matches)											
Name	^ 1	AXI4	Status	License	VLNV						
🗸 🗎 Vivado F	Repository										
🗸 🗎 FPG/	Features and Design										
~ 🗎 IO	Interfaces										
	UltraScale FPGAs Transceivers Wizard		Production	Included	xilinx.com:ip:gtwizard_ultrascale:1.	7					
÷	UltraScale FPGAs Transceivers Wizard			Included	xilinx.com:ip:gtwizard_ultrascale:1.	5					
÷	Virtex UltraScale+ FPGAs GTM Transcei	AXI4-Stream		Included	xilinx.com:ip:gtm_wizard_ultrascal	e:1.0					
<						>					
Detaile											
Details											
Name:	UltraScale FPGAs Transceivers Wizar	d				î					
Version:	1.7 (Rev. 8)					- 1					
Description: The UltraScale FPGAs Transceivers Wizard provides a simple and robust method of configuring one or more serial transceivers in UltraScale and UltraScale + devices. Start from scratch, or use a configuration preset to target an industry standard. The highly flexible Transceivers Wizard generates a customized IP core for the transceivers, configuration options, and enabled ports you've selected, optionally including a variety of helper blocks to simplify common functionality. In addition, it can produce an example design for simple simulation and hardware usage demonstration.											
Status:	Production					~					

Figure 11: GTH Transceiver Configuration step 1

• After that Ultrascale FPGA Transceiver wizard (1.7) will be opened and set the transceiver configuration preset as "GTH-SATA". And configure the GTH Transceiver wizard IP as per SATA 3.0 Host Controller design. The Line rate, Actual reference clock and PLL type was selected default by when the configuration preset was selected and rest of the settings should be configured as per the design.



Scale FPGAs Transceivers Wiza	ard (1.7)										
umentation 🗣 Presets 🔚 in Locati	Ion C Switch to Delaulus										
Symbol Physical Resources	Com	ponent Name gtwiza	rd_ultrascale	_1							
how disabled ports	Bas	ic Physical Resou	irces Opti	ional Features	Structural Optio	ns					
	Sy	stem									
		Transceiver configu	ration preset	GTH-SATA*				~			
		Transceiver type		GTH: OTL4.10	(Pre-Production)			^			
				GTH: OTU2 (Pr	e-Production)						
nuta_ucentik_o_necer_in(0.6)	Tn	ansmitter		GTH: OTU2e (F	re-Production)						
outo_usercik_or_active_in(0x8 outo_usercik_or_active_in(0x8		Line rate (Gb/s)	6	GTH: QSGMII (F	Pre-Production)					٢	
nuta_recor_cik_tecorur_in(3x) nuta_recor_ali_in(3x)		PLL type	CPLL	GTH: RXAUI (PI	re-Production)					~	
Molieser_o_elanapartijkoki gedajeeer_o Molieser_o_elanapartijkoki gedajeeer_o	n_cor_suble_ou(0.6) = seer_n_core_ou(0.6) =	QPLL Fractional-N	options	GTH: Serial Ra	nidlO Gen2 3 125	Sh/s defa	It (Pre-Production)	8			٢
M2_M2M_B_D_AM2_MADAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_B_C_AM2DAM_MAMA M2_M2M_AM3 M2_M2M_MAMA M2_M2M_MAMA M2_M2M_MAMA M2_M2M_MAMA M2_M2M_MAMA M2_M2M_MAMA M2_M2M_MAMA M2_M2M_MAMA M2_M2M_MAMA M2_M2MA M2_M2M_MAMA M2_M2MA M2 M2 M2 M2 M2 M2 M2 M2 M2 M2 M2 M2 M2	user_n_eare_out1949	Requested refere	ence 156.25	GTH: XAUI (Pre	-Production)			66.25	Calc		
pcik jejitikij hom jejitikij	10000_04000	clock (MHz)		GTH: XLAUI (Pr	e-Production)			00.20			
not initial not	provergooo_oudtris bysiscalignee_oudtris	Resulting fraction:	al part	GTH-SATA*				~	0		
libtliber_in(lini) commaceser_in(lini)	ncommune_outple	QPLL feedback di	vider		0		QPLL feedback divi	ider	0		
elecislamore_in[16] mcommaaligner_in[66]	nicomaaseer oudoiti) =		/(2^2	24) = 0				/(2^24) = 0			
pconvealgren_inten	notti_ou(164) notti_ou(164)	Actual Reference	150		~		Actual Reference	150		~	
allee_hytoxii vana hytoxii	nost_ov(716)	Clock (MHZ)					CIOCK (MHZ)				
sakta2_linfo.dl	novick_outbill	Encoding	88/108		~		Decoding	88/108		~	
context_in(0.0) context_in(0.0)	0-con-thist_out048	User data width	16		~		User data width	16		~	
no_in(1566) nto_in(1566)	manasensone_out0161 =	Internal data width	20		~		Internal data width	20		~	
nizjerreg na lerzeg		Buffer	Enable (1)		~		Buffer	Enable (1)		~	
sicite_britests sicite_britests		TXOUTCLK source	TXOUTCLK	PMA	~		RXOUTCLK source	RXOUTCLKPMA		*	
		Advanced				8	Advanced				8
		Differential swing and	Custon	1 ×			Insertion loss at Ny	rquist (dB)	14	\odot	
		emphasis mode					Equalization mode		Auto	~	
							When Auto is speci by the Wizard deper	fied, the equalization r nds on the value spec	node implemented fied for insertion		

Figure 12: GTH Transceiver Configuration step 2

• Once the configuration was completed, then generate outputs of GTH Transceiver wizard. After right click on the GTH Transceiver wizard to open the IP example design.



Figure 13: GTH Transceiver Configuration step 3



• Give the path as E:/ASCDO/projects/sata_host_zcu102_06/gtwizard for open the example design of GTH Transceiver wizard. The Example design of GTH Transceiver wizard was contains top module and other modules.

Sources	?.	_ [3 6	\times
$\mathbf{Q} \mid \mathbf{X} \mid \mathbf{a} \mid \mathbf{+} \mid 2 \mid 0$				¢.
✓				^
> 🔄 Verilog Header (1)				
gtwizard_ultrascale_0_example_top (gtwizard_ultrascale_0_example_top.v) (23)				
> 🔵 example_stimulus_inst0 : gtwizard_ultrascale_0_example_stimulus_8b10b (gtwizar	d_ultr	asca	ale_0	_e
> 🔵 example_checking_inst0 : gtwizard_ultrascale_0_example_checking_8b10b (gtwiza	d_ultr	asc	ale_0)_€
reset_synchronizer_prbs_match_all_inst: gtwizard_ultrascale_0_example_reset_sy	nchro	nize	r (gtw	riza
bit_synchronizer_link_down_latched_reset_inst : gtwizard_ultrascale_0_example_bit_bit_bit_bit_bit_bit_bit_bit_bit_bit	t_synd	chro	nizer	(g
example_init_inst: gtwizard_ultrascale_0_example_init (gtwizard_ultrascale_0_example_init)	nple_i	init.v) (4)	
> 🖓 🔲 clk_wiz_0_inst: clk_wiz_0 (clk_wiz_0.xci)				
bit_synchronizer_vio_gtpowergood_0_inst : gtwizard_ultrascale_0_example_bit_syn	chroni	izer	(gtwiz	ar
bit_synchronizer_vio_cplllock_0_inst : gtwizard_ultrascale_0_example_bit_synchron	izer (g	twiz	ard_u	ıltr
bit_synchronizer_vio_txpmaresetdone_0_inst : gtwizard_ultrascale_0_example_bit_s	synchr	roniz	zer (gi	twi
bit_synchronizer_vio_rxpmaresetdone_0_inst : gtwizard_ultrascale_0_example_bit_	synchi	roniz	zer (g	twi
bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst : gtwizard_ultrascale_0_example_	bit_sy	nch	ronize	er (
bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst : gtwizard_ultrascale_0_example_	bit_sy	nch	roniz	er
bit_synchronizer_vio_rxelecidle_0_inst: gtwizard_ultrascale_0_example_bit_synchro	nizer	(gtw	rizard	_u
bit_synchronizer_vio_rxstatus_0_inst : gtwizard_ultrascale_0_example_bit_synchron	izer (g)twiz	ard_i	ulti
bit_synchronizer_vio_rxstatus_1_inst : gtwizard_ultrascale_0_example_bit_synchron	izer (g)twiz	ard_i	ulti
bit_synchronizer_vio_rxstatus_2_inst : gtwizard_ultrascale_0_example_bit_synchron	izer (g	,twiz	ard_i	ulti
bit_synchronizer_vio_rxbufstatus_0_inst : gtwizard_ultrascale_0_example_bit_synch	ronize	r (gt	twizar	d_
bit_synchronizer_vio_rxbufstatus_1_inst : gtwizard_ultrascale_0_example_bit_synch	ronize	r (gt	twizar	d_
bit_synchronizer_vio_rxbufstatus_2_inst : gtwizard_ultrascale_0_example_bit_synch	ronize	r (gt	twizar	d_
bit_synchronizer_vio_txelecidle_0_inst : gtwizard_ultrascale_0_example_bit_synchro	nizer	(gtw	izard	_u
> 👎 🔳 gtwizard_ultrascale_0_vio_0_inst : gtwizard_ultrascale_0_vio_0 (gtwizard_ultrasca	le_0_	vio_	0.xci)
gtwizard_ultrascale_0_in_system_ibert_0_inst:xil_defaultlib.gtwizard_ultrascale_0_	in_sy	sten	n_ibe	srt_
example_wrapper_inst : gtwizard_ultrascale_0_example_wrapper (gtwizard_ultrascale_0_example_wrapper)	le_0_	exa	mple	_w
> Constraints (1)				
> Simulation Sources (2)				
> E Litility Sources				>
Historeku ID Sources Librarias Compile Order				2.111

Figure 14: GTH Transceiver Configuration step 4

• Then go to the SATA 3.0 Host Controller design, right click the "+" inside the source window and give "Add or create design sources". Then go to Add files → gtwizard_ultrascale_0_ex → imports.



🝌 Add Sources		×
HLx Editions	Add Sources This guides you through the process of adding and creating sources for your project Add or greate constraints Add or create design sources Add or create gimulation sources	
E XILINX.		
(?)	< <u>B</u> ack <u>Next</u> > <u>Finish</u>	Cancel

Figure 15: GTH Transceiver Configuration step 5

• Add the wrapper module and required modules of GTH Transceiver wizard to the SATA 3.0 Host Controller design.

 gtwizard_ultrascale_0_example_bit_sync.v gtwizard_ultrascale_0_example_checking_8b10b.v gtwizard_ultrascale_0_example_gtwiz_reset.v gtwizard_ultrascale_0_example_gtwiz_userclk_tx.v gtwizard_ultrascale_0_example_reset_inv_sync.v gtwizard_ultrascale_0_example_reset_inv_sync.v gtwizard_ultrascale_0_example_reset_sync.v gtwizard_ultrascale_0_example_top.v gtwizard_ultrascale_0_example_top.v gtwizard_ultrascale_0_example_top.v gtwizard_ultrascale_0_example_top.sim.v gtwizard_ultrascale_0_example_top_sim.v gtwizard_ultrascale_0_example_top.sim.v gtwizard_ultrascale_0_example_top_sim.v gtwizard_ultrascale_0_example_wrapper.v gtwizard_ultrascale_0_example_wrapper_functions.v gtwizard_ultrascale_0_example_wrapper_functions.v 	Recent Directories E/ASCDO/Projects/sata_host_zcu102_06/gtWizard_ultrascale FILE Preview // (c) Copyright 2013-2018 Xilinx, Inc. All rights res // (c) Copyright 2013-2018 Xilinx, Inc. All rights res // This file contains confidential and proprietary inf // of Xilinx, Inc. and is protected under U.S. and // international copyright and other intellectual prop // laws. // // DISCLAIMER // This disclaimer is not a license and does not grant // rights to the materials distributed herewith. Excep // otherwise provided in a valid license issued to you // Xilinx, and to the maximum extent permitted by appl
File name: "gtwizard_uttrascale_0_example_gtwiz_resetv" "gtwit Files of type: Design Source Files (.vhd, vhdl, vhf, vhdp, vho, v, vf, verited)	<pre>// Ids. (1) Indo Malintabula All Value Al</pre>

Figure 16: GTH Transceiver Configuration step 6

• And the example_wrapper instantiation of GTH Transceiver wizard inside the phy_top module as shown in Figure 17.



example_wrapper_inst		
(
.gthrxp_in	(RXP_IN),
.gthrxn_in	(RXN_IN),
.gthtxn_out	(TXN_OUT),
.gthtxp_out	(TXP_OUT),
.rxcdrovrden_in	(RXCDROVRDEN_i),
.rxcdrhold_in	(RXCDRHOLD_i),
.txcominit_in	(tx_cominit),
.txcomwake_in	(tx_comwake),
.txelecidle_in	<pre>(tx_std_elecidle</pre>),
.rxcomwakedet_out	(rx_comwake_det),
.rxcominitdet_out	(rx_cominit_det),
.gtwiz_userclk_tx_usrclk2_out	(tx_std_clkout_o),
.gtwiz_userclk_rx_usrclk2_out	(rx_std_clkout_o),
.rxpmareset_in	(1'b0),
.gtwiz_reset_rx_datapath_in	(1'b0),
.gtwiz_reset_tx_datapath_in	(1'b0),
.gtwiz_reset_tx_done_out	(txresetdone),
.gtwiz_reset_rx_done_out	(rxresetdone),
.rxdfelpmreset_in	(1'b0),
.gtwiz_userclk_tx_reset_in	(sys_reset_i),
.gtwiz_userclk_rx_reset_in	(sys_reset_i),
.gtwiz_userclk_tx_usrclk_out	(),
.gtwiz_userclk_rx_usrclk_out	(),
.gtwiz_userdata_tx_in	(tx_parallel_data_i),
.gtwiz_userdata_rx_out	(rx_parallel_data_i),
.rxelecidle_out	(rx_elecidle),

Figure 17: Instantiation of GTH transceiver wizard (i)

.txrate_in	(tx_rate),
.eyescantrigger_in	(1'b0),
.cpllreset_in	(1'b0),
.gtwiz_reset_clk_freerun_in	(sysclk_in_xcvr),
.gtwiz_reset_all_in	(sys_reset_i),
.gtrefclk0_in	(MGTREFCLK0_out),
.gtwiz_reset_tx_pll_and_datapath_in	(1'b0),
.gtwiz_reset_rx_pll_and_datapath_in	(1'b0),
.drpclk_in	(sysclk_in_xcvr),
.rxoobreset_in	(1'b0),
.rx8bl0ben_in	(1'b1),
.tx8bl0ben_in	(1'b1),
.rxmcommaalignen_in	(1'bl),
.rxpcommaalignen_in	(1'b1),
.rxcommadeten_in	(1'b1),
.rxelecidlemode_in	(2'b00),
.rxbufreset_in	(1'b0),
.txctrl2_in	({l'h0 ,tx_datak [3:0]}),
.rxctrl0_out	(rx_datak),
.txbufstatus_out	(txbufstatus_out)
1.			

Figure 18: Instantiation of GTH transceiver wizard (ii)

- The Constraint file (.xdc) provided in the design is for Xilinx Zynq Ultrascale+ development Board and should be changed for custom boards.
- Give the required clock, Pin/IO constraints for SATA 3.0 Host Controller in the .xdc file and compile the custom design with SATA 3.0 Host Controller IP.



4 Implementation Details

4.1 Clock Domain

In SATA 3.0 Host Controller, the actual system clock was 300MHz and it was coming from the Zynq Ultrascale+ MPSoC Development kit. But the design required only 150MHz clock so clocking wizard to be added for generating a 150MHz output clock. This output clock was given to the GTH transceiver wizard and the gtwiz_userclk_tx_usrclk2_out of GTH transceiver wizard was used in the all other modules of SATA 3.0 Host Controller design.



4.2 Constraints

Figure 18 shows the pin constraints in the .xdc file of SATA 3.0 Host Controller design

```
create clock -period 6.666 [get ports TILE0_REFCLK_PAD_P_IN]
create clock -period 3.333 [get ports sysclk_p_i]
### Constraints ZCU102 for SATA 3.0 Host Controller ### HPC1
set property PACKAGE_PIN AL8 [get ports sysclk_p_i]
set property PACKAGE_PIN AM13 [get ports sys_reset_in]
set property PACKAGE_PIN G28 [get ports TILE0_REFCLK_PAD_N_IN]
set property PACKAGE_PIN G27 [get ports TILE0_REFCLK_PAD_P_IN]
set property PACKAGE PIN E31 [get ports RXPO IN]
set property PACKAGE_PIN E32 [get_ports RXN0_IN]
set property PACKAGE_PIN F29 [get ports TXP0_OUT]
set property PACKAGE_PIN F30 [get ports TXN0_OUT]
set property PACKAGE_PIN E13 [get ports uart_rxd]
set property PACKAGE_PIN F13 [get ports uart_txd]
set property IOSTANDARD DIFF_SSTL12 [get ports sysclk_p_i]
set property IOSTANDARD LVCMOS33 [get ports sys_reset_in]
set property IOSTANDARD LVCMOS33 [get ports uart_rxd]
set property IOSTANDARD LVCMOS33 [get ports uart txd]
```

Figure 19: Constraints of SATA 3.0 Host Controller



5 Design modification to be done for Custom Board

- Update the FPGA part number/board according to the FPGA device used
- Update the complete design for the selected FPGA device
- Updated the Transceiver wizard for the selected board.
- Update the pin constraints for SATA interface, clock, reset and UART pins
- Update the clock constraint according to the input clock frequency for the selected FPGA device
- Recompile the design to generate the new binaries and use the XSA file to create the new application project in Vitis



6 Resource Utilization

The table below shows the resource utilization summary for Zynq Ultrascale+ MPSoC development kit for SATA 3.0 Host Controller IP.

Resource	Utilization	Available
LUT	11592	274080
LUTRAM	1024	144000
FF	14222	548160
BRAM	26.50	912

Table 2 :Resource Utilization for Zynq Ultrascale+ MPSoC development Kit device.

