

FPGA IP CORE iW- VME Slave IP

The ANSI/VITA 1.0-1994 or VME64 specification establishes a framework for 8-, 16-, and 32-bit parallel bus computer architectures that can implement single and multiprocessor systems. The VMEbus specification defines an interfacing system used to interconnect microprocessors, data storage, and peripheral control devices in a closely coupled hardware configuration.

iWave's IP is compliant to ANSI/VITA1.0-1994 and implements the slave configuration of VMEbus data transfer layer consisting of the Data Transfer Bus and the Priority Interrupt Bus modules. This IP can be considered as a VME to AXI bus bridge and can be implemented in any FPGA having interface to a VME Bus Interface.

Highlights

- Core is compliant to ANSI/VITA 1.0-1994
- VME Slave IP provides a bus bridge between VME and AXI interfaces
- Supports A32, A16 and A8 addressing modes with D16 data

Features


0

Read

•	Comp Stand	liant with ANSI/VITA 1.0-1994 VME64 Bus ard		0	Block Write
				0	Block Read
•	VME t	o AXI Bus Bridge			
			•	Addre	ess Modes
•	VME bus Module Type				
				0	A32 Slave: 09, 0B, 0D and 0F (Data and
	0	Slave with Priority Based Interrupts			Block Transfer)
•	Board	Address: Hardware Configurable up to 8		0	A24 Slave: 39, 3B, 3D and 3F (Data and
	bits				Block Transfer)
•	Data Format Supported			0	A16 Slave: 29 and 2D (Data Access, No
					Block Transfers)
	0	16 bits			,
		20 2.00	•	Block	Transfer
	0	8 bits		DIOCK	Transici
	U	o bits			Marine una 25C hurtas
	_ ,			0	Maximum 256 bytes
•	Transfer Modes				
			•	User I	nterface
	0	Write			
				0	AXI-4 Lite



iW - VME Slave IP block diagram



VME Slave IP Core (VME to AXI Bridge)

Deliverables

- RTL source code or Netlist
- IP example design
- IP datasheet
- Integration Manual

Licensing Options

- Non-Transferable: Single Project/Product Netlist License Single Site or Multi Site
- Non-Transferable: Multi Project /Product Netlist License Single Site or Multi Site
- Non-Transferable: Single Project/Product RTL Source Code License Single Site or Multi Site
- Non-Transferable: Multi Project/Product RTL Source Code License Single Site or Multi Site

Technical Support

iWave provides comprehensive support during your system integration & validation.

- The Client may open a new support incident by emailing to a technical support engineer
- iWave's response time shall be within 24 hours of the initial call, with the details of the action plan to resolve
- Support assistance shall be delivered by telephone, email and/or remote assistance via a web meeting
- iWave shall provide remote debugging support irrespective of the time zone/ region

iWave Systems, a leading FPGA design house enhances your design productivity by providing an extensive suite of proven, optimized and easy-to-use FPGA IP Cores along with reference designs to complement and quicken your applications development. Our extensive suite of IP Cores covers all key markets and applications. Along with the rich set of FPGA IP cores, iWave offers custom FPGA designs tailored to meet the client specifications which includes RTL Design, Integration of iWave's or 3rd Party IP Cores on our FPGA SOMs with Carrier Card/ Custom Hardware/ Off-the-Shelf Evaluation Kits to provide end-to-end solutions targeting Low-Power, High-Performance and Optimized Designs

iW - VME Slave FPGA IP

The IP can be ordered online from the iWave Website http://www.iwavesystems.com/product/vme-slave-ip-core-vme-to-axi-bridge/Or from our Local Partners in your region http://www.iwavesystems.com/about-us/business-partner.html

INDIA

iWave Systems Tech. Pvt. Ltd., 7/B, 29th Main, BTM Layout 2nd Stage, Bangalore-560076 Email: mktg@iwavesystems.com

JAPAN

iWave Japan, Inc. 8F-B, Kannai Sumiyoshi Building, 3-29, Sumiyoshi-cho, Naka-ku, Yokohama, Kanagawa, Japan. mktg@iwavesystems.com

FUROPE

International Sales & Marketing Europe Venkelbaan 55 2908KE Capelle aan den Ijssel The Netherlands info@iwavesystems.eu

USA

iWave USA 1692 Westmont Ave., Campbell, CA95008 USA info@iwavesystems.us