iWave Japan      Welcome to iWave Systems

Storage Cores

7 Item(s)

per page

List  Grid 

Set Descending Direction

SATA 3.0 Bridge Controller

iWave SATA 3.0 Bridge Controller
iWave’s SATA 3.0 Bridge Controller compliant with SATA 3.0 specification which provides bridging features between SATA Host (Processor/PC) and SATA Device. SATA 3.0 Bridge Controller is designed to ensure secure SSD/HDD in SATA compliant devices
View

SATA Host Controller

sata host controller ip

The SATA Host Core is available for integration into host FPGA designs to provide an industry- compliant SATA 1.5-Gbps, SATA 3.0-Gbps and SATA 6.0 Gbps standard specification. Serial ATA (SATA) are computer bus standards that have the primary function of transferring data (directly or otherwise) between the FPGA and mass storage devices such as hard disk.

View

SD / SDIO Host Controller 3.0

SD / SDIO Host Controller FPGA IP Core

iW-SDXC Host controller is compatible with the SD Physical Layer specification V3.0. The core supports 32 bit AHB LITE Host interface working at SOC interface frequency. The Host interface is compatible with the standard register set for the host controller as per SD host controller specification Version 3.0.

View

NAND Flash Controller

NAND Flash Controller (FPGA IP Cores)

NAND Host Controller provides an easy interface to access NAND Flash Memory devices. It handles all set of commands, address and data sequence

View

SD / SDIO / MMC Host Controller

SD / SDIO / MMC Host Controller (FPGA IP Cores)

iW-SD Controller interfaces SD / MMC / SDIO card to any processor with a generic interface. The interface towards the SD card is realized by the SD protocol implemented in the controller.

View

SD Memory Slave Controller

SD Memory Slave Controller (FPGA IP Cores)

The SD Memory Slave controller is designed to reside within SD Memory card. This slave controller provides simple and general-purpose 8-bit interface to user application. This controller handles the SD bus protocol on the card interface side and forwards only the data transfer requests to user logic interface.

View

SDIO Slave Controller

SDIO Slave Controller (FPGA IP Cores)

SDIO Slave controller facilitates the design of SDIO cards and reduces the development time. By using this IP core, customers no longer need to spend time on handling the SD bus protocol since such function is provided by the core

View

7 Item(s)

per page

List  Grid 

Set Descending Direction