iWave Japan      Welcome to iWave Systems

FPGA IP Cores

iWave is a leading FPGA design house with a wide range of FPGA IP Cores. The Design House caters to multiple customers across the globe by customizing and integrating the IPs, thereby reducing the effort, time to market and cost factors. iWave has a bundle of well tested and proven FPGA IP cores, which include Intel 80186 compatible Processor & peripheral cores, bus interfaces cores, video/multimedia cores and storage cores. All the FPGA IP cores provide standard and simple user interface for ease of use.

All the IP cores are optimized for leading FPGA’s and delivered with full documentation, VHDL/Verilog synthesizable RTL or optimized netlist for leading FPGA’s, VHDL/Verilog/SystemVerilog testbench for simulation and example design with IP user manual for system integration.

iWave upgrades all IP portfolios on regular basis to cater the market requirements. In addition to IP cores, we offer FPGA Design Services and Board development for complete realization of solutions. For any more information please contact [email protected]


Items 17 to 24 of 34 total

per page
Page:
  1. 1
  2. 2
  3. 3
  4. 4
  5. 5

List  Grid 

Set Descending Direction
  • PCIe to SD/MMC Bridge (FPGA IP Cores)

    PCIe to SD/MMC Bridge

    Rs0.00

    iW-PCIe to SD/MMC Bridge is the IP core which converts the PCIe to SD or MMC bus interface

    Learn More
  • VME Slave IP Core

    VME Slave IP Core (VME to AXI Bus Bridge)

    Rs0.00

    The ANSI/VITA 1.0-1994 or VME64 specification establishes a framework for 8-, 16-, and 32-bit parallel bus computer architectures that can implement single and multiprocessor systems. The VMEbus specification defines an interfacing system used to interconnect microprocessors, data storage, and peripheral control devices in a closely coupled hardware configuration.

    iWave’s IP is compliant to ANSI/VITA1.0-1994 and implements the slave configuration of VMEbus data transfer layer consisting of the Data Transfer Bus and the Priority Interrupt Bus modules. This IP can be considered as a VME to AXI bus bridge and can be implemented in any FPGA having interface to a VME Bus Interface.

    Learn More
  • PCIe-ISA Bridge (FPGA IP Cores)

    PCIe-ISA Bridge

    Rs0.00

    PCIe to ISA bride is a IP core which converts PCIe to ISA master bus interface.

    Learn More
  • PCIe to UART Bridge (FPGA IP Cores)

    PCIe to UART Bridge

    Rs0.00

    PCIe to UART bride is a IP core which converts PCIe to UART bus interface

    Learn More
  • PCI Controller (FPGA IP Cores)

    PCI Controller

    Rs0.00

    PCI Controller provides an interface between the PCI bus and user interface. PCI core interface is processor independent, enabling an efficient transition to future processor generations and use with multiple processors.

    Learn More
  • 80186XL Processor (FPGA IP Cores)

    80186XL Processor

    Rs0.00

    The 80186XL is a powerful 16-bit microprocessor core, executes instruction list compatible with 80186XL microprocessor. The 80186XL core has a broad set of integrated peripherals, which helps reduce system development time and cost and is compatible with wide range of compilers and debuggers. The design along with multiple peripherals can be fit into single FPGA.

    Learn More
  • 80188XL Processor (FPGA IP Cores)

    80188XL Processor

    Rs0.00

    The 80188XL is a powerful 16-bit microprocessor core, executes instruction list compatible with 80188XL microprocessor. The 80188XL core has a broad set of integrated peripherals, which helps reduce system development time and cost and is compatible with wide range of compilers and debuggers. The design along with multiple peripherals can be fit into single FPGA.

    Learn More
  • 80188EB Processor (FPGA IP Cores)

    80188EB Processor

    Rs0.00

    The 80188EB is a powerful 16-bit microprocessor core, executes instruction list compatible with 80188EB microprocessor. The 80188EB core has a broad set of integrated peripherals, which helps reduce system development time and cost and is compatible with wide range of compilers and debuggers. The design along with multiple peripherals can be fit into single FPGA.

    Learn More

Items 17 to 24 of 34 total

per page
Page:
  1. 1
  2. 2
  3. 3
  4. 4
  5. 5

List  Grid 

Set Descending Direction