 |
|
Core Benifits
-
To enable memory storage (SD memory card) and memory input/output (SDIO card) features in the product
-
Host controller for SD/SDIO cards where the processor in the platform doesn’t support SD/SDIO interface
-
To increase the number of SD/SDIO interface support in the platform
-
To give the latest version support like SD 2.0 or SDIO 2.0
Core Applications
- Used as Host controller SD, MMC and SDIO cards.
Deliverables:
- Design document
- RTL Verilog synthesizable code
- Verification environment
- Detailed user guide
|

|
| |
iW-SD/SDIO/MMC host Controller
iW-SD Controller interfaces SD / MMC / SDIO card to any processor with a generic interface. The interface towards the SD card is realized by the SD protocol implemented in the controller. The main blocks in the controller are CPU interface, command path state machine, command transmitter/ receiver, data path state machine, data transmit/receive and clock logic.
Features
- 1-bit/4-bit/SPI modes of SD, MMC and SDIO supported.
- Support for MMC stream mode, with a maximum stream size of 4096 bytes and
minimum 10 bytes.
- One data Transmit FIFO with 16-bit width and 512 depth.
- One data Receive FIFO with 16-bit width and 512 depth.
- SDIO Interrupts, Suspend/Resume Operation and SDIO Read Wait Operation are
supported.
- Buffers to store the response received.
- Command buffers to store command index and argument.
- Timeout monitoring for response and data operation.
- Card detect and removal monitoring for SD/SDIO/MMC.
- Controller will support various clock frequencies required for SD/MMCSDIO/ operations
such as 200 KHz, 20 MHZ, 25 MHz, 50MHz. Operating frequency configurable through
registers.
- CRC generation / checking supported for both command and data transactions
- Compliant with SDIO specification version 2.0.
- Compliant with SD specification version 2.0.
- Compliant with MMC specification version 4.2.
- Using the SD/SDIO/MMC communication protocol SDIO or SD or MMC card is
supported.
For further details, contact mktg@iwavesystems.com
|
|
|
|
|
|