iWave Japan      Welcome to iWave Systems

Video Interface Cores

Items 1 to 8 of 10 total

per page
Page:
  1. 1
  2. 2

List  Grid 

Set Descending Direction

ARINC 818-2 IP Core

arinc 818-2 ip core, arinc 818 ip core

iWave's ARINC IP core is ARINC 818–compliant, which can be implemented on any transceiver based FPGA. It can be used for both transmit-and-receive applications. This core has flexible user interface, allowing for various video parameter configuration. This IP core supports Line Synchronous Mode.

View

Alpha Blender

Alpha Blender (FPGA IP Cores)

Alpha Blender is used when two video sources have to be viewed at the same time. It is a process of combining an image with a background to create the appearance of partial or full transparency.

View

LCD/HDMI Video Output Interface

LCD/HDMI Video Output Interface

LCD/HDMI Video output Interface supports various display modes and programmable display sizes. This core formats the incoming active video input into clocked video output by generating horizontal and vertical synchronization information and inserting horizontal and vertical blanking.

View

Video Encoder Interface

Video Encoder Interface

Video Encoder Interface core accepts unformatted video data (without blanking/synchronization information) in 10-bit Y’CbCr 4:2:2 format and outputs 10-bit synchronized video in conformance with BT.601/656 recommendation to a video encoder.

View

Video Scaler

Video Scaler

Video Scaler converts the video signals from one resolution to another resolution. This core can be used to convert low resolution to high or high resolution to low.

View

Chroma Resampler

Chroma Resampler

Chroma Re-sampler core can be used as chroma sub sampling or chroma up sampling.

View

Color Space Conversion

Color Space Conversion

Color Space Converter converts video data from one color space format to another format. It is necessary to transfer data between devices which used different color space.

View

Video DeInterlacer

Video DeInterlace

Video De-Interlacer converts the interlaced video signals into non-interlaced signals. This core separates the intermeshed odd and even fields of the NTSC/PAL frames output by the video decoder, into a combined, sequential de-interlaced frame, in order to display on LCD.

View

Items 1 to 8 of 10 total

per page
Page:
  1. 1
  2. 2

List  Grid 

Set Descending Direction