iWave Japan      Welcome to iWave Systems

Storage Cores

6 Item(s)

per page

List  Grid 

Set Descending Direction
  • sata host controller ip

    SATA Host Controller

    Rs0.00

    The SATA Host Core is available for integration into host FPGA designs to provide an industry- compliant SATA 1.5-Gbps and SATA 3.0-Gbps interface. Serial ATA (SATA) are computer bus standards that have the primary function of transferring data (directly or otherwise) between the FPGA and mass storage devices such as hard disk.

    Learn More
  • SD / SDIO Host Controller FPGA IP Core

    SD / SDIO Host Controller 3.0

    Rs0.00

    iW-SDXC Host controller is compatible with the SD Physical Layer specification V3.0. The core supports 32 bit AHB LITE Host interface working at SOC interface frequency. The Host interface is compatible with the standard register set for the host controller as per SD host controller specification Version 3.0.

    Learn More
  • NAND Flash Controller (FPGA IP Cores)

    NAND Flash Controller

    Rs0.00

    NAND Host Controller provides an easy interface to access NAND Flash Memory devices. It handles all set of commands, address and data sequence

    Learn More
  • SD / SDIO / MMC Host Controller (FPGA IP Cores)

    SD / SDIO / MMC Host Controller

    Rs0.00

    iW-SD Controller interfaces SD / MMC / SDIO card to any processor with a generic interface. The interface towards the SD card is realized by the SD protocol implemented in the controller.

    Learn More
  • SD Memory Slave Controller (FPGA IP Cores)

    SD Memory Slave Controller

    Rs0.00

    The SD Memory Slave controller is designed to reside within SD Memory card. This slave controller provides simple and general-purpose 8-bit interface to user application. This controller handles the SD bus protocol on the card interface side and forwards only the data transfer requests to user logic interface.

    Learn More
  • SDIO Slave Controller (FPGA IP Cores)

    SDIO Slave Controller

    Rs0.00

    SDIO Slave controller facilitates the design of SDIO cards and reduces the development time. By using this IP core, customers no longer need to spend time on handling the SD bus protocol since such function is provided by the core

    Learn More

6 Item(s)

per page

List  Grid 

Set Descending Direction