iWave Japan      Welcome to iWave Systems

iW-RainboW-G24D

Arria 10 SoC FPGA Development Platform


Rs0.00

Overview

iWave’s Arria 10 SoC/FPGA Development kit comprises of Arria 10 SoC/FPGA SOM and custom carrier card. The SOM is equipped with 32-bit DDR4 memory support for HPS with optional ECC and 64-bit DDR4 support for FPGA. The Arria10 development kit carrier board supports required set of features like FMC (HPC) connector & PCIex4 connectors to validate Arria 10 SoC/FPGA high speed transceivers and other On-Board connectors to validate Arria10 SoC HPS interfaces.

intel-arria-10-soc-fpga-module-kit

Mouse over the image for zoom

More Views

  • intel-arria-10-soc-fpga-module-kit
  • intel-arria-10-soc-fpga-module-kit
  • intel-arria-10-soc-fpga-module-kit
  • Arria 10 SoC & FPGA device compatibility
    • SX270, SX320, SX480, SX570, SX660
    • GX270, GX320, GX480, GX570, GX660
  • 32 - Bit DDR4 support with ECC for HPS
  • 64 - Bit DDR4 support for FPGA
  • MicroSD Connector for HPS booting
  • FMC (HPC) Connector x 1
  • PCIe x 4 Connector x 4nos
  • USB3.0 Type C Connector
  • Gigiabit Ethernet through RJ45 Magjack
  • USB2.0 OTG through MicroAB connector
  • Industrial Grade operation
  • Arria 10 SoC FPGA SOM:
    • Compatible Arria10 SoC Family - SX270, SX320, SX480, SX570, SX660
    • Compatible Arria10 FPGA Family - GX270, GX320, GX480, GX570, GX660
    • 1GB DDR4 SDRAM (32bit) with ECC for HPS/FPGA (Expandable) ¹, ²
    • MicroSD Connector for HPS booting ¹, ³
    • NAND Flash for HPS booting (Optional) ¹, ³
    • Configuration Flash for FPGA (Optional)
    • DDR4 RAM (64bit) from FPGA (Optional)

  • Carrier Board:
    • Serial Interface Features:
      • Debug UART through USB MicroAB Connector (for HPS)

    • Communication Features:
      • Gigabit Ethernet through RJ45MagJack (for HPS)
      • USB2.0 OTG through MicroAB Connector (for HPS)
      • FPGA USB3.0 through USB TypeC Connector4

    • High Speed Expansion Connectors:
      • FMC High Pin Count (HPC) Connector x 1
        • FPGA High Speed Transceivers x 10
        • Upto 43 LVDS IOs
        • Four General Purpose Clock Input LVDS Pair/Single Ended
        • Five General Purpose Clock Output LVDS Pairs/Single Ended
      • PCIex4 Connector x 4nos5
        • FPGA High Speed Transceivers x 8 (2 transceivers per connector)
        • Upto 60 Single Ended IOs (15 IOs per connector)
        • Two General Purpose Clock Input LVDS Pairs/Single Ended
        • Two General Purpose Clock Output LVDS Pairs/Single Ended

    • Additional Features:
      • Power ON/OFF Switch
      • Reset Switch
      • 20Pin HPS IO Header
      • JTAG Connector (Optional)

  • Power Supply: 12V Power Input Jack
  • Form Factor: 180mm X 120mm

 

¹ In Arria10 SoC/FPGA SOM, these interfaces can be supported only if Arria10 SoC family devices which supports Hard Processor System (HPS) are used.

² In Arria10 SoC/FPGA SOM, if Arria10 SoC family device is not used and FPGA family device is used, then also 32bit DDR4 can be supported from FPGA fabric.

³ In Arria10 SoC/FPGA SOM, these interfaces can be supported only if Arria10 SoC family devices are used because these interfaces are supported through Dedicated I/O pins of Hard Processor System (HPS).

4 FPGA design for USB3.0 is not included by default.

5 PCIex4 connectors are only the physical connector. The pinout is not as per PCIex4 standard.

Get a Quote

Captcha

* Required Fields

Powered by WebForms