iW- PCI-PCI Bridge
iW- PCI-PCI Bridge interfaces primary and secondary PCI buses. The primary interface should be connected to PCI bus nearer to the host processor. It functions as a slave on primary bus and as a master on secondary bus for transaction initiated on the primary side. At the same time it acts as a master on primary bus and as a slave on secondary bus for transaction initiated on the secondary side.
Click here to view large image
Features
- 32 / 64 - bit, 33 / 66 MHz Primary & Secondary Interface *
- Concurrent primary & secondary bus operation
- PCI transaction forwarding
- All memory and I/O read / write commands
- Type 1 to Type 0 & Type 1 to Type 1 configuration commands.
- Type 1 configuration to Special Cycle commands on primary interface
- Posted memory write transaction and delayed transaction on all other transaction types
- Delay transaction processes IO read / write, configuration read/write and memory read transactions
- Two buffers for posted & delayed transaction in either direction
- Asynchronous primary and secondary clocks
- Secondary bus access arbitration
- Supports a maximum of 4 masters on secondary interface
- Disable control for use of external arbiter
- Parity generation and parity error detection
- Support system transaction ordering rules
- Fully compliant with the PCI Local Bus Specification R2.3
- Fully compliant with the PCI to PCI Bridge Architecture Specification R1.1
For further details, contact mktg@iwavesystems.com
|
